

FIG. 1 PRIOR ART




FIG. 2 PRIOR ART




FIG. 3 PRIOR ART




FIG. 4 PRIOR ART




FIG. 5 PRIOR ART




FIG. 6 PRIOR ART




FIG. 7 PRIOR ART




FIG.8




FIG. 9




FIG. 10



FIG. 11





FIG. 12



RMAINI: i-TH WORD LINE DRIVER RADDI: i-TH ROW ADDRESS DECODER

RDECADS: : WORD LINE DRIVER SELECTING SIGNAL

i=1.2.3.4. · · ·

FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20

PROGRAM OF EVEN PAGE DATA




FIG. 21

PROGRAM OF ODD PAGE DATA




FIG. 22




FIG. 23




FIG. 24

READ OF EVEN PAGE DATA




FIG. 25




FIG. 26

READ OF ODD PAGE DATA




FIG. 27

PROGRAM OPERATION OF EVEN PAGE DATA




FIG. 28

PROGRAM WHEN LSB, WLs NEIGHBORING SELECTED WL SET Vss PROGRAM COMPLETION DETECTION IS OPERATED TOO IN PERIOD CCLK1~10




FIG. 29

PROGRAM OF EVEN PAGE DATA (SUPPLY PROGRAM PULSE)




FIG. 30




FIG. 31

PROGRAM OF EVEN PAGE DATA ("10" VERIFY READ)




FIG. 32

PROGRAM COMPLETION DETECTION

PERIOD CCLK5~9 IS OMITTED IN EVEN PAGE(NOTES:CCLK5=CCLK9) PERIOD CCLK5~9 IS OPERATED IN ODD PAGE




FIG. 33

PROGRAM OF EVEN PAGE DATA (PROGRAM COMPLETION DETECTION)




FIG. 34





FIG. 35

INTERNAL DATA LOAD 1ST/3RD QUARTER CASE OF ODD PAGE PROGRAMMING -1ST QUARTER 3RD QUARTER **RCLK SCLK ILCLK** 13 15 17/1 789 161 SGD ¦Vread CG_unselect Vcgr10 CG_select SGS **BLCRL BLe** Vss BLo .Vss **CELSRC BIASe BIASo** Vsghh: **BLSe** Vsghhl Vss ; BLSo VcImp **Vsence BLCLMP** /dd **BLPRE BLC** Vsg **nPRST** SEN LAT REG1 REG2 iVss DTG1 íVsg DTG2 **B00T CAPCRG VREG** .Vss **COMHn BSTON VRDEC** VsgHH TransferG1, 2 ¦VsgHH **ROWGATE** Vdd Vss ROWERASE1, 2 ROWPROG1, ROWERASE3n-

FIG. 36



PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 1ST QUARTER)




FIG. 38

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 2ND QUARTER)





FIG. 39

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 3RD QUARTER)



-----> MOVEMENT OF ODD PAGE DATA

→ MOVEMENT OF EVEN PAGE DATA

FIG. 40

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 4TH QUARTER)




FIG. 41




FIG. 42

PROGRAM OF ODD PAGE DATA ("01" VERIFY READ)

```
• "11", "10"-PROGRAMMING-→"H"(ODD PAGE DATA "1")
      • "00", "01"-PROGRAMMING (DEFICIENT) → "L"(ODD PAGE DATA "0")
      • "01"-PROGRAMMING (SUFFICIENT) → "H"(ODD PAGE DATA "0"→"1")
     * "00"-PROGRAMMING (SUFFICIENT)-→"10"-PROGRAMMING
       (ODD PAGE DATA "O"→"1")
                            COMi
              FLOATING
                            CAP2ii
                                   DRAM CELL
                                                      LATCH
                                   DLN(C2), TN2
                                                      CIRCUIT
                   TN1
                                                      LATCH1
                            CAP1 i j DRAM CELL
                                   DLN(C1), TN5
                                   DTNij(Naij)
       Vread <del>|</del>
   Vcgv 01—<del>IIC</del> (SELECTED CELL)
     Vread-III
       Vread-
              Vss
            "11". "10"-
           PROGRAMM ING
                          "00"-PROGRAMMING
                                                   "01"-PROGRAMMING
             "11", "10"
                                                    "01"
 STATE OF
                           "00"
                                        "00"
                                                                "01"
 SELECTED
                        DEFICIENT SUFFICIENT DEFICIENT SUFFICIENT
 CELL
 BIT LINE
                L
                                         L
                                                                 Н
DTNij(Naij)
                Н
                                         Н
                           NO DATA CHANGE
                                                        CHANGE OF ODD
```

FIG. 43

PAGE DATA "O"→"1"

TO LATCH CIRCUIT LATCH1 -




FIG. 44

```
PROGRAM OF ODD PAGE DATA ("00" VERIFY READ)
      • "11", "10"-PROGRAMMING--"H"(ODD PAGE DATA "1")
      • "00", "01"-PROGRAMMING (DEFICIENT)->"L"(ODD PAGE DATA "0")
      · "00"-PROGRAMMING (SUFFICIENT)->"H"(ODD PAGE DATA "0"->"1")
     *"01"-PROGRAMMING (SUFFICIENT) →"11"-PROGRAMMING
        (ODD PAGE DATA "O"→"1")
                     Vdd
                         COMi
          CAPCRG
                         CAP2ii
                                     DRAM CELL
                                                         LATCH
      Vss⊶
                                     DLN(C2), TN2
                                                         CIRCUIT
            TN4
                                                         LATCH1
                         CAP1 i i
                                     DRAM CELL
          TN3 ~
                                     DLN(C1), TN5
                        FREG2
                 REG1
                       "11". "01"-PROGRAMMING-→"H"(EVEN PAGE DATA"1")
"10", "00"-PROGRAMMING-→"L"(EVEN PAGE DATA"0")
                                       DTNij (Naij)
   Vread <del>I</del>
Vcgv 00-IIE
              (SELECTED CELL)
 Vread—III
   Vread<del>-II</del>
          Vss
             "11", "10"-
           PROGRAMMING
                            "00"-PROGRAMMING
                                                     "01"-PROGRAMMING
 STATE OF
             "11", "10"
                            "00"
                                         "00"
                                                      "01"
                                                                   "01"
 SELECTED
                         DEFICIENT SUFFICIENT DEFICIENT SUFFICIENT
 CELL
 BIT LINE
              L
                                                    H OR L
                                          H
                                                                    Н
   DTNij
   PERIOD
              L.
                                          Η.
                                                       L
                                                                    L
 REG1="H"/
   DTNij
  PERIOD \
                 Н
                                          Н
 REG2="H"
               NO DATA CHANGE
                                   CHANGE OF ODD
                                                      NO DATA CHANGE
                                   PAGE DATA
                                                              TO LATCH
                                   "0"→"1"
                                                              CIRCUIT
                             FIG. 45
                                                              LATCH1
```





FIG. 46

ERASE VERIFY READ

VERIFY OF EVEN COLUMN→ALL DETECTION→DETECTION OF FAIL CELL NUMBER(Y-SCAN)→VERIFY OF ODD COLUMN→ALL DETECTION→DETECTION OF FAIL CELL NUMBER(Y-SCAN)



ERASE COMPLETION DETECTION




FIG. 48

DRAM BURN-IN OPERATION




FIG. 49

REFRESH





FIG. 50






FIG. 52




FIG. 53




FIG. 54




FIG. 55




FIG. 56




FIG. 57




FIG. 58




FIG. 59




FIG. 61




FIG. 62




FIG. 63




FIG. 64




FIG. 65

SUPPLY OF PROGRAM PULSE




FIG. 66




FIG. 67

SUPPLY OF PROGRAM PULSE

TGA	Vss
TGC	Vss
TGD	Vss
PREA	Vss
PREB	Vss
PREC	Vsg
PRED	Vsg
CG1U	Vpgm
CG2U~ CG16U	Vpass
SG1U	Vdd
SG2U	Vss
BLC Vdd ("1"-PROGRAMMING)	Vdd
BLA	
Tpr1 Tpr2Tpr3 Vss("0"-PROGRAMMING)	Tpr4Tpr5Tpr6

FIG. 68

TRANSFER OF PROGRAM DATA




FIG. 69




FIG. 70

SUPPLY OF PROGRAM PULSE Vss TGB____ Vss TGC_____ Vss TGD_____ Vss PREA_ Vss PREB_ Vsg PREC PRED Vsg Vpgm CG1L_ CG2L~ CG16L **Vpass** Vdd SG1L_ Vss SG2L Vdd Vdd ("1"-PROGRAMMING) BLD BLB. Tpr4Tpr5Tpr6 Tpr1 Tpr2Tpr3

FIG. 71

Vss ("0"-PROGRAMMING)




FIG. 72




FIG. 73




FIG. 74

	STEP1-1	STEP1-2	STEP1-3	STEP1-4	STEP1-5	TEP1-1 STEP1-2 STEP1-3 STEP1-4 STEP1-5 STEP1-6 STEP1-7	STEP1-7
TrNA1	NO	0FF	0FF	NO	0FF	OFF	0FF
TrNA2	OFF.	NO	OFF	0FF	NO	NO) JOEF
TrNA3	OFF.	0FF	NO	0FF	0FF	OFF	0FF
TrNB1	0FF → 0N	OFF	0FF	0FF→0N	0FF	0FF	· NO
TrNB2	9FF	0FF→0N	0FF	0FF	0FF→0N	NO	0FF
TrNB3	OFF	0FF	0FF→0N	OFF	OFF	OFF	0FF
CellA1	DATA LOA	O DATA	ENT I ON THE	REFRESH	PR	OGRAMM I NG	DATA LOAD DATA TRANSFER DATA LOAD PROGRAMMING PROM BLB1 TO DE
CellA2		DATA LOA	DDATA	NT I ON F	REFRESHF	PROGRAMMIN	DATA LOAD DATA
CellA3			DATA LOAE)DATA	VT I ONPI	ROGRAMMIN	DATA LOAD DATA PROGRAMMING PETENTION

DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG. 75

		STEP1-8	STEP1-9	STEP1-10	STEP1-11	STEP1-12
TrNA1		ON	0FF	OFF	0FF	OFF
TrNA2		OFF	0FF	ON	0FF	OFF
TrNA3		OFF	0FF	0FF	0FF	ON
TrNB1		OFF→ON	0FF	0FF	0FF	0FF
TrNB2	\\	OFF	ON	0FF→0N	OFF	0FF
TrNB3		OFF	0FF	0FF	ON	OFF→ON
CellA1		VERIFY		DATA RE	TENTION	
CellA2	D/ RE	ATA ETENTION -	DATA _TRANSFER _FROM_BLB2	2 VERIFY	DATA RETEN	TION
CellA3		DATA RETENTION	TO DL		DATA TRANSFER FROM BLB3 TO DL	VERIFY

DL: DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG. 76

	<u>'</u>	\		. · · · · · · · · · · · · · · · · · · ·			7
		STEP1-13	STEP1-14	STEP1-15	STEP1-16	STEP1-17	
TrNA1		OFF	ON	0FF	OFF	0FF	
TrNA2		OFF	OFF	0FF	ON	ON	
TrNA3		OFF	OFF	OFF	0FF	OFF	
TrNB1	\	ON	OFF	OFF	0FF	OFF	/
TrNB2		0FF	OFF	ON	0FF	ON	
TrNB3		0FF	0FF	OFF.	0FF	OFF	\
CellA1] F	DATA TRANSFER FROM BLB1 O DL	DATA TRANSFER FROM DL	RETE	ENTION	PROGRAMMIN	
CellA2		DATA RETENTI	ON F	DATA FRANSFER FROM BLB2 FO DL	DATA TRANSFER FROM DL TO BLA2	PROGRAMMII	NG
CellA3			DATA RETE	NTION		- PROGRAMMIN	٧G

DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG. 77




FIG. 78